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Abstract:  
Two-dimensional (2D) layered materials are promising for replacing Si to overcome the 
scaling limit of recent ~5 nm-length metal-oxide-semiconductor field-effect transistors 
(MOSFETs). However, the insulator/2D channel interface severely degrades the performance 
of 2D-based MOSFETs, and the origin of the degradation remains largely unexplored. Here, 
we present the full energy spectra of the interface state densities (Dit) for both n- and p- MoS2 
FETs, based on the comprehensive and systematic studies, i.e., thickness range from 
monolayer to bulk and various gate stack structures including 2D heterostructure with h-BN 
as well as typical high-k top-gate structure. For n-MoS2, Dit around the mid gap is drastically 
reduced to 51011 cm-2eV-1 for the heterostructure FET with h-BN from 51012 cm-2eV-1 for 
the high-k top-gate MoS2 FET. On the other hand, Dit remains high, ~10
13 cm-2eV-1, even for 
the heterostructure FET for p-MoS2. The systematic study elucidates that the strain induced 
externally through the substrate surface roughness and high-k deposition process is the origin 
for the interface degradation on the conduction band side, while sulfur-vacancy-induced 
defect-states dominate the interface degradation on the valance band side. The present 
understanding on the interface properties provides the key to further improving the 
performance of 2D FETs. 
 
 
1. Introduction 
The electric field effect that enables 
modulation of the carrier density in a 
semiconductor channel is at the heart of the 
transistor. The gate controllability 
represented by the subthreshold swing (S.S.), 
that is, gate-voltage change needed to induce 
a drain-current change of one order of 
magnitude, is critical to achieve energy-
efficient logic devices.[1] Therefore, for Si 
metal-oxide-semiconductor field-effect 
transistors (MOSFETs), many dedicated 
researchers have developed interface 
analysis methods based on capacitance-
voltage (C-V) measurements and have 
studied the SiO2/Si interface properties in 
great detail such that they have become 
reliable and widely accepted.[2-11] Here, the 
recent demonstration of a natural thin-body 
MoS2 FET with an effective channel length 
of ~3.9 nm has facilitated research on 2-
dimensional (2D) layered channels due to 
overcoming the scaling limit of ~5 nm for Si 
gate length.[12] Although the dangling-bond-
free surface of the layered channel is 
expected to ideally provide an electrically 
inert interface, there are many reports on the 
wide range of interface state densities (Dit) 
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from 1011~1013 eV-1cm-2 for high-k top-gate 
n-MoS2 FET in reality,
[13-30] which must be 
reduced to improve the device performance. 
To date, several physical origins for Dit have 
been proposed, which are summarized in 
Figure 1a. 
    First, trap (I) represents the defects and 
impurities in the n-MoS2 channel. Sulfur 
vacancies (VS) with the high density of ~10
13 
cm-2 are widely recognized in mechanically 
exfoliated (ME) and chemically vapor 
deposited (CVD) MoS2.
[31-37] Since physical 
vapor deposited MoS2 dominantly includes 
antisite defects,[31] the present study only 
focus on VS in ME and CVD MoS2. VS 
introduces defect states in the band gap, as 
shown in Figure 1b, which has been 
evaluated by density functional theory (DFT). 
CB and VB refer to the conduction band and 
valance band, respectively. Second, trap (II) 
represents the traps in the high-k insulator. In 
general, the back SiO2 oxide is formed by 
thermal oxidation with well-controlled 
quality, which usually shows an extremely 
low trap site density inside (~1010 cm-2). On 
the other hand, the top high-k oxide is 
typically formed on the inert MoS2 surface 
by atomic layer deposition (ALD) at a 
relatively low temperature with the aid of a 
buffer layer, which may introduce many 
traps inside. The traps close to the interface 
serve as quick traps while the traps inside the 
oxide serve as slow traps, as discussed in 
several reports.[24,28,38] Third, trap (III) 
represents the strain in MoS2 induced 
externally. One of the interesting properties 
of 2D materials is that they can be scaled 
down to atomic thickness. Strain is easily 
induced in a thin MoS2 channel by both 
substrate surface roughness and/or the high-k 
deposition process, resulting in Mo-S bond 
bending.[25-27,39] Since the conduction and 
valence bands of MoS2 are mainly composed 
of the energy splitting of the Mo d 
orbital,[40,41] the band tail states will be easily 
introduced, as schematically illustrated in 
Figure 1b. Although VS introduces lattice 
disorder strain around VS in the ideally flat 
MoS2 layer, this strain has already been 
incorporated in the DFT calculation and is 
regarded as the origin in trap (I). The 
macroscopic strain introduced externally in 
the MoS2 layer is considered here in trap 
(III). 
    The high-k/MoS2 interface properties are 
inherently complex because Dit includes one 
or more types of traps and some origins 
might be related to each other. Most of the 
previous studies only focus on one specific 
gate stack with limited channel thickness 
(tch) for n-type MoS2. Therefore, a common 
understanding of the origin for the interface 
states has not yet been obtained. Although 
the energy distribution of Dit is critical to 
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Figure 1. (a) Schematic illustration of different origins of interface states in high-k/MoS2/oxide structures. (b) Schematic 
bonding diagram showing how the local orbitals on Mo and S interact to form CB, VB, and interface states in MoS2. VS 
and NbMo indicate the sulfur vacancy and the substitution of Mo site by Nb, respectively. (c) The full energy spectra of 
Dit for different gate stack structures. Notice that the band gaps of 1L, 4L, and bulk MoS2 are different. Therefore, the 
transverse axis for the Dit - energy distribution is shown as the energy from the CB/VB edge. For the high-k/bulk n-MoS2 
interface, Dit is extracted from frequency dispersion-free C-V curves by the Terman method.[25] The bulk MoS2 thickness 
is ~ 58 nm, which is larger than WDm, supporting the availability of the C-V measurement. ND = 2×1017 cm-3 is used here 
for a natural n-MoS2 crystal, which is precisely determined from thickness-dependent I-V, C-V characterizations. 
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reveal its origin from the comparison with 
the DFT calculation, a recent study indicated 
that the conventional C-V method for the Dit 
- energy relation developed for Si systems 
cannot be simply applied to the FET 
structure of 2D channels because the channel 
charging process due to the high channel 
resistance is more dominant than the electron 
capture/emission process by the interface 
trap.[25] In this study, in order to obtain the 
energy distribution of Dit, we performed the 
modeling of ID-VTG characteristics
[25,26] by 
considering the MoS2 channel carrier 
statistics through the quantum capacitance 
(CQ) and its transport through the Drude 
model.[42] Based on the systematic 
investigation of over 100 devices for both n- 
and p- MoS2 with a wide thickness range of 
1 layer (L) to bulk and various gate stack 
structures including a 2D heterostructure 
with h-BN as well as typical high-k top gate 
structure, the whole picture of high-k/MoS2 
interface is discussed. 
 
2. Results and Discussion 
2.1. Interface States of MoS2 on the 
Conduction Band Side 
A natural n-type MoS2 crystal was first 
studied, whose thin flakes were prepared by 
mechanical exfoliation. Figure 2a shows a 
schematic drawing of (i) the top-gate MoS2 
FET on insulating quartz or SiO2/Si 
substrates. The quartz substrate with a 
surface roughness similar to SiO2 was used 
because the parasitic capacitance can be 
neglected. The typical drain/source current 
(IDS) – top-gate voltage (VTG) characteristics 
for 1L MoS2 can be found in Figure 2c. The 
two-terminal field-effect mobility (FE) are 
extracted to be 6.2 cm2 V-1 s-1 under the 
conditions where the contribution of CQ is 
neglected and Cox for the Y2O3 buffer layer 
(1 nm) and the ALD-Al2O3 (10 nm) is 
estimated as ~ 0.45 μFcm-2 at the 
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Figure 2. (a) Schematics of (i) high-k/MoS2/SiO2, (ii) MoS2/h-BN, (iii) high-k/MoS2/h-BN FETs. (b) The optical image 
of a back-gate MoS2/h-BN FET. Inset shows the AFM image. (c) IDS–VG characteristics of high-k/1L MoS2 (top-gate 
sweep), 1L MoS2/h-BN FETs (back-gate sweep) at VDS = 0.1 V and RT. Inset shows S.S. as a function of IDS for 1L 
MoS2/h-BN FET. (d) S.S. as a function of MoS2 thickness for high-k/MoS2/SiO2 and MoS2/h-BN FETs. 
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accumulation in C-V. The hysteresis is 
relatively small. S.S. extracted at the current 
range of ~10-12 - 10-10 A is mainly discussed 
in this paper and can be expressed as[1,25] 
. . ln10 ox itB
ox
C Ck T
S S
e C
+
= ,    
    (1) 
where kB, T, and e are defined as the 
Boltzmann constant, temperature, and 
elementary charge, respectively. Cox is the 
oxide capacitance, and Cit is the interface 
states capacitance (Cit = e
2Dit). S.S. is a 
simple and effective parameter to directly 
evaluate Dit from 1L to bulk MoS2 with tch 
<< maximum depletion width (WDm = ~48-
55 nm).[25] CQ or depletion capacitance (CD) 
decreases exponentially with the energy. At 
the deep subthreshold region, CQ(CD) << Cit, 
which make them negligible. This relation 
can be clearly seen in Figure S4b 
(Supporting Information). 
    Figure 2d summarizes S.S. as a function 
of tch for a top-gate MoS2 FET on the quartz 
substrate. 1L MoS2 typically has a high S.S. 
level (~230 mV/dec) with a large variation. 
Dit is estimated to be ~81012 cm-2eV-1. By 
increasing tch over 20 nm, S.S. can be 
reduced as low as ~80 mV/dec with small 
variation, which corresponds to a Dit of 
~91011 cm-2eV-1. The top-gate fabrication 
process is the same in principle from 1L to 
bulk, which means that trap (II), traps in the 
oxide, is unlikely the dominant origin for Dit 
- tch dependence. Instead, trap (Ⅰ), the defects 
in MoS2, and/or trap (Ⅲ), the strain in MoS2 
induced externally, are the main origins for 
the high Dit of atomically thin MoS2. In 
particular, as for trap (Ⅲ), it mainly comes 
from the Mo-S bond bending. Therefore, the 
thick bulk MoS2 is robust to this effect, 
which accounts for the smaller S.S. with 
increasing the MoS2 thickness. 
    To clarify the importance of trap (Ⅲ) and 
achieve low Dit even for the 1L MoS2 
channel toward the ultimately scaled device 
applications, the MoS2/h-BN/graphite 
heterostructure FET was prepared as shown 
schematically by (ii) in Figure 2a. The 
optical image is also shown in Figure 2b. 
The details of the transfer process with 
negligible bubbles is explained in Figure S1 
(Supporting Information).[43,44] The 
utilization of back-gate graphite can help 
with increasing Cox (0.23 μFcm-2 with 
dielectric constant of 2.5 for h-BN) 
comparable to that for the high-k top gate by 
reducing the h-BN thickness to 9.5 nm, since 
the atomically flat surface of h-BN is 
guaranteed by the total thickness of graphite 
and h-BN (> 20 nm) (Figure S1, Supporting 
Information). Thus, S.S. for the 2D 
heterostructure FET can be compared with 
those for the high-k/MoS2 FETs. Moreover, 
no high-k deposition is conducted on the 
MoS2 channel to avoid any strain, which 
indicates that two origins for trap (Ⅲ), that is, 
substrate surface roughness and high-k 
deposition, have been suppressed in the 
Figure 3
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FET. (c) The increase in Dit by the top-gate deposition process for back-gate 1L MoS2/SiO2 FETs and 1L MoS2/h-BN 
FETs, respectively. 
 
  
5 
present 2D heterostructure FETs. The 
corresponding IDS – back-gate voltage (VBG) 
characteristics at room temperature (RT) in 
Figure 2c clearly show the improvement of 
S.S. (~75 mV/dec) with negligible hysteresis 
Vhys = 7.3 mV, where the corresponding Dit 
is ~41011 cm-2eV-1. The FE values for two 
probe (2P) and four probe (4P) 
measurements are comparable (~70 cm2V-1s-
1) due to an ohmic contact by Ni (Figure S2, 
Supporting Information). More than ten 2D 
heterostructure FET devices were fabricated 
and show smaller variation compared with 
high-k top-gate FET devices, as shown in 
Figure 2d. Since 1L MoS2 flakes are 
mechanically exfoliated from the same 
natural MoS2 crystals for both high-k top 
gate and 2D heterostructure FETs, trap (Ⅰ) is 
unlikely the main origin for the considerably 
low Dit. Instead, the low Dit is most likely 
from the suppression of trap (Ⅲ), which is 
achieved by forming the atomically flat 
surface and avoiding the high-k deposition 
process. 
    A nearly ideal MoS2/h-BN interface is 
obtained by the 2D heterostructure formation. 
Here, it is interesting to reveal how the 
interface is degraded during the high-k 
deposition. Therefore, a 1-nm thick Y2O3 
buffer layer, 30 nm-thick ALD-Al2O3 and Al 
top-gate metal were sequentially deposited 
on a newly prepared 1L MoS2 
heterostructure FET device, as schematically 
shown by (iii) in Figure 2a. The degradation 
of S.S. by the top-gate deposition was 
monitored through the back interface by the 
back-gate sweep, as shown in Figure 3a. In 
this device, Cox of h-BN with the thickness 
of 8.1 nm is 0.27 μFcm-2 and the thickness of 
graphite is 29 nm. S.S. = ~70 mVdec-1 before 
the top-gate deposition increases to ~105 
mVdec-1 after the Y buffer layer deposition 
and finally to ~130 mVdec-1 after the 
subsequent ALD-Al2O3 process. The 
corresponding Dit values are ~3.41011 cm-
2eV-1, ~1.31012 cm-2eV-1, and ~1.91012 
cm-2eV-1, respectively. The hysteresis also 
increases to 0.14 V. However, when S.S. was 
measured again before the Al top-gate 
deposition, S.S. unintentionally improved to 
~90 mVdec-1, as shown in Figure S3 
(Supporting Information). This result 
strongly indicates that the degradation of 
both Dit and hysteresis originates mainly 
from the strain induced by the high-k 
deposition process, not from the defect 
formation (VS) in MoS2 during the 
deposition. It should be emphasized that the 
Y buffer layer is deposited under the Ar 
pressure of 10-1 Pa to entirely suppress the 
deposition damage in this study.[45,46] 
    In the case of Si on an insulator (SOI), the 
top and back interfaces are still separated 
even for a 7-nm thick Si channel.[47] On the 
other hand, for a 1L MoS2, high-k top-gate 
deposition considerably affects the back 
interface. To analyze the top and back 
interface quantitatively, the top-gate IDS-VTG 
characteristics was measured, as shown in 
Figure 3c. Although the back-gate S.S. (115 
mVdec-1) is better than top gate S.S. (215 
mVdec-1), this result is not fair comparison 
because Cox for the top and the back are 
different. Therefore, Cox for a top-gate 
insulator is extracted to be 0.16 μFcm-2 from 
the top-gate and back-gate capacitive 
coupling method; then, Dit is estimated. It is 
interesting that the back-interface Dit 
(1.91012 cm-2eV-1) is almost the same as the 
top-interface Dit (2.61012 cm-2eV-1), which 
reveals that both top and bottom interfaces 
must be controlled properly because both 
interfaces interact with each other for 
atomically thin 2D channels. 
    To further separate the contribution of the 
strain induced by the substrate surface 
roughness and high-k deposition process in 
trap (Ⅲ), the degree of the interface 
degradation by the high-k deposition is 
compared for back-gate 1L MoS2/SiO2/Si 
and 1L MoS2/h-BN/graphite heterostructure 
FETs. Dit is extracted before and after the 
high-k deposition. As shown in Figure 3c, 
Dit increases for both substrates after the 
high-k deposition but more drastically 
degrades for MoS2 on the rough substrate 
surface, that is, SiO2/Si. The most important 
finding here is that the degradation of S.S. is 
drastically enhanced in response to the 
degree of initial substrate surface roughness. 
Therefore, the strategy to obtain the sharp 
switching of an atomically thin 2D channel 
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toward the ultimately scaled device 
applications is to develop stress-free high-k 
deposition while maintaining the atomic 
flatness of the substrate surface. 
 
2.2. Energy Spectra of Interface States of 
n-MoS2 
The interfacial properties discussed above 
are based on S.S. at the deep subthreshold 
region, which does not provide a precise 
energy level for Dit in the energy band gap. 
Here, Dit is extracted as a function of energy 
from I-V characteristics[25,26] by considering 
the carrier statistics through CQ and its 
transport through the Drude model.[42] An 
example of this simulation is shown in 
Figure S4 (Supporting Information). When 
the ideal IDS-VTG curve is calculated using 
Cox and CQ with a constant  value extracted 
experimentally, the ideal S.S. of 60 mV/dec 
can be obtained. The deviation between the 
ideal and experimental IDS-VTG can be 
considered as the contribution of electron 
traps to the interface states, that is, Cit. By 
assuming the energy distribution of Cit as a 
fitting parameter, the energy distribution of 
Dit of n-MoS2 is estimated for high-k/1L-
MoS2/SiO2 device with top-gate sweep and 
1L-MoS2/h-BN device with back-gate sweep. 
On the other hand, for high-k/bulk 
MoS2/SiO2, Dit is extracted as a function of 
energy from C-V characteristics by the 
Terman method.[25] The Dit-energy 
distribution is shown in Figure 1c. The 
present analysis can quantitatively capture 
the band-tail shaped Dit, which cannot be 
obtained by the simple Dit estimation from 
S.S.. Interestingly, the existence of mid-gap 
states is evident for high-k/1L-MoS2/SiO2 
and 1L-MoS2/h-BN cases because a constant 
S.S. region exists below the current level of 
~10-11 A, as shown in the inset of Figure 2c. 
Although the mid-gap states are close to the 
energy for VS, the mid-gap states and band 
tail states are simultaneously reduced by 
improving the flatness of the substrate. To 
further emphasize the substrate flatness 
instead of Vs effect, Figure S5(Supporting 
Information) shows that Dit-energy 
distribution for high-k/1L-MoS2/h-BN both 
from top-gate sweep is smaller than that for 
high-k/1L-MoS2/SiO2 in the whole measured 
energy range. It is evident that trap (I) is not 
the main origin for Dit in our devices, even 
though VS induced defect-states have been 
widely discussed as the origin for the 
degradation of the electrical properties for 
MoS2. As discussed in the previous section, 
the strain induced by high-k deposition is the 
dominant origin of the degradation. The 
interesting point here is that Dit near the CB 
edge for 1L-MoS2/h-BN is similar to that for 
high-k/1L-MoS2/SiO2 despite the lack of 
high-k deposition, which is much larger than 
that for high-k/bulk MoS2. This finding 
suggests that there is still much room for 
improvement. At present, the way to 
improve is not clear yet; the origin may not 
be the same since the CB minimum changes 
from the K point for a monolayer to the point 
on the K →  line for the bulk material.[48,49] 
 
2.3. Electron Transport of n-MoS2 
Having clarified the interfacial properties, 
the transport properties related to the 
interface states were studied through the 
temperature dependence for the high-
k/MoS2/h-BN devices. Figure 4a shows the 
temperature dependence of IDS-VBG 
characteristics before the top-gate deposition. 
The threshold voltage is shifted positively by 
lowering the temperatures. This is due to the 
temperature dependence of CQ of 1L MoS2, 
as shown in Figure S4 (Supporting 
Information), which is further amplified by 
Dit. S.S. also decreases by lowering the 
temperature at the range of 150-300 K. This 
is understood using Equation 1, which is the 
common case for a bulk Si MOSFET. 
However, S.S. values remain almost constant 
at 50 -150 K and start to increase at the 
temperature below 50 K. This result suggests 
the transition of the electron transport 
mechanism, that is, the occurrence of 
interface-states-related transport, such as 
nearest neighbor hopping (NNH) and 
variable range hopping (VRH),[34,50,51] 
because Equation 1 is based on carrier 
drift/diffusion through the band transport. 
Figure 4b shows IDS-VBG characteristics 
after the top-gate deposition. The threshold 
voltage shifts positively more substantially 
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by lowering the temperatures, which is due 
to the increased Dit. S.S. is still proportional 
to the temperature at the higher temperature 
region, as shown in Figure 4c. In contrast, at 
the lower temperature region in Figure 4b, 
conductance fluctuation becomes apparent 
with high repeatability, which further 
degrades the S.S. Since the metal/MoS2 
contact is not affected by the top-gate 
deposition, it cannot be the origin of the 
observed conductance fluctuation. The 
conductance fluctuation does not show 
resonant tunneling behavior.[52] Therefore, 
this is most likely from the interference of 
carrier hopping path by localized states. 
    To further clarify the above scenario 
quantitatively, Figure 4d shows the 
temperature dependence of IDS at different 
VBG values for an Al2O3/Y2O3/MoS2/h-BN 
device. So far, the temperature dependence 
of IDS for the MoS2 FET is explained by 
three terms, which are the conduction band 
transport by thermal activation (TA), and 
interface-states-related transport by NNH 
and VRH. Although some papers reported 
that VRH accounts for the observed 
temperature dependence of IDS,
[50,51] we 
found that NNH gives a reasonable fitting to 
experimental results at the low temperature, 
which can be shown by 
, where ITA
0, INNH
0 are prefactors. Ea and Eh 
are the band activation energy and hopping 
energy, respectively. Ea is the energy 
difference between the Fermi energy (EF) 
and the CB minimum, while Eh is the energy 
difference between the nearest unoccupied 
Figure 4
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interface states. The transition temperature 
of from TA to NNH (~50 K) is consistent 
with the transition temperature in the plot of 
the temperature dependence of S.S. (Figure 
4c). Figure 4e shows extracted Ea and Eh 
values as a function of IDS through the fitting 
in Figure 4d. Ea and Eh are also included for 
the devices before the top-gate deposition 
and after the Y2O3 deposition. Ea remains 
almost unchanged before and after the top-
gate deposition. This supports that the 
conduction band transport take place at high 
temperature. In contrast, Eh decreases just 
after Y2O3 deposition and no further 
reduction is observed after Al2O3 deposition. 
The decrease in Eh is due to the increase in 
Dit, as schematically shown in Figure 4f, 
and accounts for NNH transport at low 
temperatures at the subthreshold region, that 
is, the region of conductance fluctuation. 
The reduced Eh after top-gate deposition 
could make the hopping path sensitive to 
Coulombic interactions from localized states. 
This is then supported by the time-domain of 
IDS from another device, which shows a 
similar conductance fluctuation at 10 K, as 
shown in the insert of Figure 4b. Three-level 
of IDS are dominantly observed at the 
conductance fluctuation region, which shows 
multilevel random telegraphic signals 
(RTSs).[53,54] Since the reduction of Eh for 
NNH accompanied with the increased Dit 
triggers the observation of RTSs, the initial 
deposition of insulator, that is, the buffer 
layer, on the 2D channel must be precisely 
controlled to avoid introducing strain to the 
2D channel. 
 
2.4. Interface States of MoS2 on the 
Valance Band Side 
Natural MoS2 and CVD MoS2 flakes usually 
show n-type behavior as discussed above. 
Although hole transport has been achieved 
using ionic gating,[55] the substrate dielectric 
effect,[56] or a contact metal design,[57,58] 
these are either thermally unstable or 
complicated, which makes the investigation 
of interfacial properties difficult. Therefore, 
a niobium (Nb)-doped p-type MoS2 crystal 
was studied here, since the substitution of 
Mo site by Nb (NbMo) is thermodynamically 
stable,[59] and uniformly dispersed in MoS2 
crystal, which has been confirmed by 
transmission electron microscopy.[60] Figure 
5a compares the Raman spectra of p-MoS2 
and n-MoS2. Both types of MoS2 flakes 
show sharp E2g and A1g peaks and no distinct 
difference from 1L to the bulk material,[61,62] 
which indicates that the effect of Nb 
substitution on the lattice phonon is 
negligible here. 
    Back-gate p-MoS2 FETs on the SiO2/Si 
substrate were then fabricated by following 
the same procedure as n-MoS2, as 
schematically shown in Figure 5b. Figure 
5c shows ID-VBG characteristics with 
different MoS2 thicknesses. In contrast to n-
MoS2, p-MoS2 FETs show strong p
+-type 
behavior when tch > ~8 nm, which is 
consistent with previous reports,[60] and 
show ambipolar behavior for 4-nm and 4L-
thick devices. Interestingly, the 2L-MoS2 
device shows unipolar n-type behavior. 
Two-terminal hole FE and current on-off 
ratio are 10.5 cm2V-1s-1 and 10 for the 8-nm-
thick p-MoS2 and 2.5 cm
2V-1s-1 and ~103 for 
4-nm-thick p-MoS2, respectively. It is 
consistent with reported hall mobility.[60] 
Hole FE is further degraded below 1 cm2V-
1s-1 for the thinner devices. The off current is 
dramatically decreased by decreasing tch 
because the depletion layer width formed by 
the gate electrical field becomes close to 
tch.
[25] Therefore, for tch > WDm, off current 
remains high, which indicates the existence 
of unmodulated layers in thick p-MoS2 and 
WDm can be assumed as ~ 7 nm. Bulk 
acceptor impurity concentration (NA), which 
comes from the substitution of the Mo site 
by Nb, is extracted from WDm using the 
relation of 
, 
where ni is the intrinsic carrier density with 
the value of ~ 3×108 cm-3 and εMoS2 is the 
dielectric constant of bulk MoS2 in the 
direction normal to the basal plane, which is 
6.3.[63] The extracted NA is ~ 2×10
19 cm-3, 
which is consistent with previous Hall 
measurements.[60] In contrast, the natural n-
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MoS2 crystal has bulk donor impurity 
concentration (ND) of ~ 2×10
17 cm-3. [25] 
    There are two important phenomena 
observed in Nb-doped MoS2 FETs; the p-
type to n-type transition and asymmetry in 
electron and hole transport. The p-type to n-
type transition can be understood by a 
surface electron accumulation effect. 
Recently, it was reported that VS of ~10
13 
cm-2 is introduced “at the surface” of bulk 
MoS2 flake during mechanical exfoliation, 
and electrons accumulate at the surface.[64] 
Based on this report, the schematic to 
explain surface electron accumulation is 
shown in Figure 5d. For the bulk case, bulk 
NA is larger than surface ND. By decreasing 
tch, the p-type bulk properties cannot be 
preserved when the surface ND becomes 
larger than bulk NA. To support this idea, 
VBG values at the charge neutral point (VCNP) 
are plotted as a function of tch in Figure 5e. 
The charge neutral point (CNP) is defined as 
the point to change from hole to electron 
transport in ambipolar behavior (Figure 5c). 
Experimentally, the carrier density at CNP 
(VCNP×Cox) is determined by both the surface 
donor ND
S and bulk acceptor NA×tch. Here, 
ND
S (cm-2) is assumed as a constant to 
explain the accumulated electrons at the 
surface.[64] Therefore, the simple relation of 
 can be obtained. 
Figure 5e shows VCNP is proportional to tch, 
which confirms the validity of this relation. 
Both ND
S and NA are calculated to be 
8.5×1012 cm-2 and 2.7×1019 cm-3, 
respectively. NA estimated here is consistent 
to NA obtained from WDm. Although NA = 
2.7×1019 cm-3 is a high doping concentration, 
it is not high enough to achieve p-type 
transport in 1L MoS2 because NA0.65 nm = 
~1.8×1012 cm-2 is much smaller than ND
S. As 
a result, it is the surface doping effect that 
determines the carrier type at the atomically 
thin channel. 
    Another point is the asymmetry between 
electron and hole transport. Figure 5e shows 
the on-currents of both electrons and holes 
(IDS
ON), which are defined as the current at 
VBG = +30 V for electrons and at VBG = -30 
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V for holes, respectively. Although the 
accurate definition should be IDS
ON at V = 
VBG – VCNP = 30 V, simple definition is 
used here since VCNP is not seen for thick p-
MoS2. The IDS
ON of electrons is relatively 
stable with respect to tch, while the IDS
ON of 
holes is degraded dramatically with 
decreasing tch even if the VCNP shift is 
considered. For this IDS
ON reduction, the 
metal/p-MoS2 contact effect is carefully 
investigated since the Schottky barrier at the 
contact might be the possible origin for the 
observed degraded hole transport. This is a 
quite important issue, since Dit cannot be 
simply extracted from IDS-VG if the 
modulation of the Schottky barrier by VG 
dominantly controls the drain current.[65,66] 
For n-MoS2 with a Ni contact, we have 
already confirmed that the gate controls the 
high-k/n-MoS2 interface, not the contact.
[25] 
For p-MoS2, the contact effect is discussed 
as follows. 
    First, a 4P 4.7 nm-thick p-MoS2 FET on a 
SiO2/Si substrate with Ni contact was 
fabricated to quantitatively investigate the 
contact effect. Figure 5f shows conductivity 
(s)- VBG characteristics for both the 2P and 
4P measurements at 50 K. In general, the 
contact property becomes dominant at low 
temperature, since the thermionic-emission 
current is drastically reduced and the field 
emission current becomes dominant. In 
Figure 5f, it is clear that the discrepancy 
between s2P and s4P is quite small. This 
experiment proves that the contacts for both 
holes and electrons are reasonably 
transparent because the doping concentration 
for both ND and NA is high enough. 
Therefore, for the degraded hole transport 
observed in Figure 5c, the metal/MoS2 
contact is not the main origin but an 
interfacial issue. That is, Dit for p-MoS2 can 
be extracted similarly with n-MoS2. 
    To discuss the origin of Dit for the VB 
side according to the classification in Figure 
1a, 4L-p-MoS2/h-BN/graphite 
heterostructure FETs were fabricated for 
comparison, as shown in the inset of Figure 
5g. The reason to select 4L is that it is almost 
the thinnest MoS2 to show p-type conduction. 
Indeed, hole transport can still not be 
observed for 1L p-MoS2 heterostructure with 
h-BN, even though the S.S. for electrons is 
comparable with the n-MoS2 heterostructure. 
As shown in Figure 5g, the S.S. for holes is 
~590 mV/dec with Dit = ~9.1×10
12 cm-2eV-1, 
while it is ~150 mV/dec with Dit = ~1.1×10
12 
cm-2eV-1 for electrons. Based on the IDS-VBG 
fitting shown by solid lines in Figure 5g, the 
energy spectra of Dit for the VB side are 
summarized in Figure 1c, where Dit for 4L-
p-MoS2/SiO2/Si FET is also included. 
Interestingly, 4L p-MoS2 for both SiO2/Si 
and h-BN/graphite substrates show almost 
equivalent energy spectra for Dit with a 
considerably high level over 1013 cm-2eV-1 
regardless of the substrate flatness. This 
suggests that both trap (II) and trap (III) are 
not the main origin because of the lack of 
high-k deposition and the atomically flat 
surface of h-BN/graphite. Therefore, trap (I), 
that is, VS and/or NbMo, are the most likely 
the cases for p-MoS2, because the energy 
levels for both VS and NbMo are very close to 
the VB maximum,[58] as shown in Figure 1b. 
    Finally, let us discuss which defect is 
dominant, VS or NbMo. A clue can be 
observed in Figure 5f as the abnormal 
conductance peaks at the hole side. Very 
similar abnormal conductance peaks have 
been reported even in the hole transport for a 
1L “n-MoS2” FET with ion gating,[67] where 
it is suggested to be due to defects states by 
VS close to VB. Figure 5e shows that the 
degradation of IDS
ON for holes as a function 
of tch has the same tendency as the VCNP shift. 
Since the VBG-CNP shift has been suggested to 
be due to sulfur vacancy formation at the 
surface, the degradation of IDS
ON for holes 
could also have the same origin, that is, VS. 
The mid-gap VS state on the CB side is 
localized, while the shallow VS state on the 
VB side is easily hybridized with valance 
band states, which will become more 
prominent in disulfur vacancies and even 
sulfur vacancy clusters.[68] This explains why 
the sulfur vacancy-induced transport is more 
prominent on the VB side (conductance 
peaks in Figure 5f) compared to its transport 
on the CB side (conductance fluctuation in 
Figure 4b). Although NbMo could also 
introduce shallow defect states on the VB 
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side in p-type MoS2, the density of Vs (~10
13 
cm-2)[31] is much larger than that of NbMo 
(~1012 cm-2) in atomically thin MoS2, which 
indicates that VS could be the dominant 
origin of the degraded hole transport. To 
improve the hole transport at the 
subthreshold region, continued efforts to 
improve the crystallinity are required. 
 
3. Conclusion 
We successfully extracted the full energy 
spectra of Dit from both n- and p- MoS2 
FETs. By fabricating the 2D heterostructure 
FET with h-BN, on the CB side, it is 
elucidated that the strain induced externally 
through the high-k deposition process is the 
dominant origin of the interface degradation 
which is further enhanced in response to the 
degree of initial surface roughness. 
Therefore, the strategy to obtain the sharp 
switching for n-MoS2 FETs is to develop 
stress-free high-k deposition while 
maintaining the atomic flatness for the 
substrate surface. On the other hand, on the 
VB side, VS-induced defect states dominate 
the interface degradation. To improve the 
hole transport, continued efforts to improve 
the crystallinity are required. 
 
4. Experimental Section 
Device fabrication: n-MoS2 flakes were 
mechanically exfoliated from natural bulk 
MoS2 crystals purchased from SPI Supplies, 
while p-MoS2 flakes were obtained from Nb-
doped bulk MoS2 crystals purchased from 
HQ graphene. This Nb doped MoS2 crystals 
are grown by chemical vapor transport and 
have been characterized previously.[60] For 
MoS2/SiO2 FETs, MoS2 FETs were directly 
prepared on SiO2/Si substrates, while for 
MoS2/h-BN heterostructure FETs, the details 
of transfer and stacking processes are shown 
in Figure S1 (Supporting Information). 
Ni/Au were deposited as source/drain 
electrodes for all FETs. For the high-k top-
gate formation, 1-nm-thick Y2O3 was 
deposited via thermal evaporation of the Y 
metal in a PBN crucible in an Ar atmosphere 
with a partial pressure of 10-1 Pa to form the 
buffer layer.[45,46] Al2O3 oxide layers with 
thicknesses of 10 or 30 nm were deposited 
via ALD, followed by the Al top-gate 
electrode formation. No annealing was 
conducted after the device fabrication. High-
k/MoS2 FETs were also fabricated on quartz 
substrate for suppressing the parasitic 
capacitance in C-V measurements.  
Measurements: Raman spectroscopy and 
AFM were employed to determine the flake 
crystal quality and thickness. I–V and C–V 
measurements were conducted using 
Keysight B1500 and 4980A LCR meters, 
respectively. All electrical measurements 
were performed in a vacuum prober with a 
cryogenic system. 
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Figure S1. (a) Schematics of the fabrication process for MoS2/h-BN/graphite heterostructure. 
Graphite flakes are first prepared on SiO2/Si substrate by mechanical exfoliation. h-BN flakes 
are prepared on PDMS by mechanical exfoliation, and then transferred on graphite by using 
the micromanipulator system with slope of ~ 0.69° at 120 ~ 130℃. MoS2 flakes are prepared 
on PDMS by mechanical exfoliation, and again transferred on h-BN/graphite to form MoS2/h-
BN/graphite heterostructure.  (b) Height histogram of h-BN/graphite and SiO2/Si, respectively. 
(c) Photoluminescence (PL) of 1L MoS2 on SiO2/Si and h-BN/graphite, respectively. 
Compared with PL peak on SiO2/Si substrate, it is sharper on h-BN/graphite, which might be 
attributed to the reduced surface roughness and doping effect. 
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Figure S2. (a) 2P and 4P field-effect mobility as a function of VBG for the MoS2/h-
BN/graphite heterostructure FET. 2P and 4P mobility are comparable with each other, which 
indicates the ohmic contact by Ni. (b) 2P and 4P field-effect mobility as a function of 
temperature. A clear phonon-limited temperature dependence is observed, which indicates the 
high interface properties of the MoS2/h-BN/graphite heterostructure. 
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Figure S3. IDS–VBG characteristics of 1L MoS2/h-BN/graphite heterostructure FET at VDS = 
0.1 V and RT. The number in the figures indicates the process number in the table. 1: before 
top-gate deposition, 2: after Y buffer layer deposition, 3: after ALD-Al2O3 deposition, 4: the 
2nd electrical measurement, 5: after Al deposition for the top-gate electrode. The sample was 
always kept in the vacuum desiccator to avoid unintentional doping and so on from the lab 
environment if the device was not measured just after the top gate fabrication processes.  
Interestingly, S.S. was unintentionally recovered to ~90 mVdec-1 from 130 mVdec-1 when 
this device was measured again after a few days’ storage in the vacuum desiccator and before 
the Al top-gate deposition (step 4). This strongly indicates that the degradation of both Dit and 
hysteresis originates mainly from the strain induced by high-k deposition process, and the 
strain was released at step 4. Since the maximum temperature during the measurement is RT, 
the strain might be released by the thermal energy of ~25 meV, which is close to Eh in Figure 
4e. Noted that similar improvement of S.S. was encountered for other samples. 
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Figure S4. (a) IDS–VTG characteristics of a high-k/1L MoS2/SiO2 FET at VDS = 0.1 V and RT, 
and the modelling results. (b) The energy distribution of CQ, Cox and Cit used in the modelling. 
(c) EF-VTG relation extracted by the modelling. 
 
 
Modelling: In this model, the electron transport process is considered through the Drude 
model.[1,2] Conductivity σ = enchμd, where nch and μd refer to channel carrier density and drift 
mobility, respectively. μd is experimentally extracted as constant field-effect mobility at 
strong linear region of the I-V curve. MoS2 channel carrier density is estimated through oxide 
capacitance (Cox), quantum capacitance (CQ), and interface states capacitance (Cit).
 Cox is 
determined experimentally, while CQ is theoretically calculated at different temperature using 
the following relation.[1] 2
Q 2
exp( / 2 )
1
2cosh( / )
G B
D
F B
E k T
C e g
E k T
 
= + 
 
, where g2D = gsgvm*/2πħ2 is the band-
edge DOS, and EG is the bandgap. Here, bandgap EG = 1.9 eV for monolayer MoS2. gs and gv 
are the spin and valley degeneracy factors, respectively. m* is assumed to be 0.6m0. The mid 
gap is defined to be EF = 0 eV. The energy distribution of Cox and CQ can be seen in (b). When 
the ideal IDS-VTG curve is calculated using Cox and CQ with constant  value extracted 
experimentally, ideal S.S. of 60 mV/dec can be obtained, as shown by solid red line in (a). 
The deviation between ideal and experimental IDS-VTG (hatched region in (a)) can be 
considered as the contribution of electron traps to the interface states, that is, Cit. Therefore, 
Cit is used as a fitting parameter to reproduce the IDS-VTG curve, as shown by solid orange line 
in (a). Finally, the energy distribution of Dit can be obtained from Cit through Cit = e
2 Dit.  
It should be noted that extracted Dit is still valid even under the constant mobility 
assumption. The carrier dependent mobility at 300 K has already been calculated in the ref. 
[1]. Although the mobility increases by more than one order with increasing nch from 10
12 to 
1013 cm-2, it is “almost constant” at the range of 1010-1011 cm-2 (subthreshold region). 
Therefore, present assumption is still valid. Of course, the mobility value itself is much lower 
than that at the linear region. But, simply say, as can be understood by the fact that Dit can be 
extracted from the S.S. value (i.e., the slope of Id-Vg), the absolute value of Id (the mobility 
value itself) is not important. However, the carrier dependent mobility needs to be considered 
at linear region. 
 
Threshold voltage (Vth) shift: The nature of CQ explains many temperature dependent 
electrical properties of atomically thin MoS2 FET. For example, Vth always shift positively 
with lowering the temperature because CQ gets close to conduction band (CB). Moreover, this 
CQ induced Vth shift will be amplified by Cit, which attributes to the larger threshold voltage 
shift in Figure 4b compared with that in Figure 4a in the main text. 
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Figure S5. The energy spectra of Dit for high-k/1L n-MoS2/SiO2 and high-k/1L n-MoS2/h-BN 
FETs obtained from top-gate voltage sweep.  
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